Skip to main content
Industrial Research And Consultancy Centre
Patent
Ultra-Low Power Charge Balancing and Low Noise Stimulator Using Adiabatic and Self-Clocking Techniques
Abstract

The present invention proposes an ultra-low power charge balancing and low noise stimulator in accordance with an aspect of the present invention. Switch capacitor-based architecture utilizes adiabatic charging and residual charge recycling through electrodes, along with self-clocking in a single hardware configuration. The system is capable of producing anodic-first as well as cathodic-first stimulation signals with or without inter-phase delay through appropriate software changes. The present stimulator is capable of generating charge balanced bipolar stimulation signals for neuronal tissues at very low power budget (3.75μW quiescent power approximately) and at much lower noise (<50 mV).

Figure (1) shows the set-up for stimulations of the motor cortex and evoked potential recordings from the left forelimb in an anesthetized rat in accordance with an aspect of the present invention.

Problem Statement

Developing low-power neuronal stimulators with reduced noise and improved charge balancing: Traditional stimulators suffer from significant energy losses, particularly at the driver stage, leading to inefficiencies, especially in multi-channel and implantable prosthetic devices. Previous approaches, such as adiabatic charging and energy recycling, have shown promise but still have drawbacks like high overhead power and noise due to discrete voltage steps. Additionally, existing techniques do not adequately address charge balancing issues, which are crucial for safety reasons. Therefore, there is a need for a low-power stimulator that effectively integrates adiabatic charging, energy recycling, and self-clock generation to minimize losses while ensuring reduced noise and improved charge balancing.

Uniqueness of the Solution
  • Adiabatic charging and residual charge recycling through electrodes for ultra-low power operation. 
  • Self-clocking technique for generating stimulation signals without an external clock. 
  • Bipolar mode electrical stimulator capable of producing anodic-first and cathodic-first stimulation signals with or without inter-phase delay. 
  • Charge balancing at the load through symmetric charging and discharging of the electrode capacitance during each phase of stimulation. 
  • Low noise operation with noise levels less than 50 mV. 
  • Simple and reliable hardware configuration and control circuitry. 
  • Low quiescent power consumption of approximately 3.75μW. 
  • Automatic adjustments of clock parameters through low-overhead feedback mechanism. 

    Uniqueness/Advantages of the technology: 

  • Extremely low power consumption (3.75μW quiescent power approximately) and low noise (<50 mV). 
  • Capability to produce bipolar stimulation signals for neuronal tissues. 
  • Internal self-clocking mechanism eliminates the need for an external clock. 
  • Reduced control overhead power. 
  • Simple and reliable hardware configuration and control circuitry. 
  • Customizable output voltage profile for generating custom stimulation patterns.
Prototype Details
  • The prototype comprises a switch capacitor-based architecture. 
  • It includes components such as a low-frequency operated microcontroller, RC circuit, low gain-bandwidth operational amplifier, steering switches, and a switch mode voltage follower module. 
  • The system generates biphasic stimulation pulses with customizable voltage profiles and phase timings. 
  • It incorporates adiabatic charging and residual energy recycling through electrodes. 
  • The prototype features automatic adjustments of clock parameters and charge balancing at the load.
Current Status of Technology

The technology has been successfully prototyped with a switch capacitor-based architecture integrating adiabatic charging, residual charge recycling, and self-clocking techniques. It is currently available for licensing but not yet licensed or commercially deployed.

Technology readiness level

4

Societal Impact
  • Healthcare Accessibility: The technology enables the development of low-cost, ultra-low power stimulators, making neuromodulation therapies more accessible to patients, especially in resource-constrained settings. 
  • Patient Comfort and Safety: With its low noise and customizable stimulation patterns, the stimulator prototype enhances patient comfort during therapy sessions while ensuring safe and effective stimulation of neuronal tissues. 
  • Medical Advancements: This prototype facilitates biomedical research by providing researchers with a reliable tool for studying neuronal responses and developing innovative therapies for neurological disorders. 
  • Improved Quality of Life: By enabling precise control over stimulation parameters, the technology has the potential to improve the quality of life for individuals suffering from conditions such as chronic pain, movement disorders, and neurological deficits. 
  • Empowering Individuals: The development of wearable devices incorporating this technology empowers individuals to manage their health conditions effectively, offering on-demand stimulation therapy in a convenient and non-intrusive manner. 
  • Reduced Healthcare Costs: By offering a low-power solution, the technology reduces the operational costs associated with neuromodulation therapies, making long-term treatment more affordable for patients and healthcare systems alike.
Applications or Domain
  • Medical devices: Neuromodulation devices for neurological disorders like Parkinson's disease, epilepsy, chronic pain, etc. 
  • Biomedical research: Experimental setups requiring precise and low-noise stimulation of neuronal tissues. 
  • Prosthetics: Controlling muscle stimulation for limb prostheses. 
  • Wearable health monitoring: Integrated into wearable devices for biofeedback or therapeutic purposes. 
  • Bioelectronic medicine: Advancing therapies that interface with the nervous system for therapeutic purposes.

Geography of IP

Type of IP

Application Number

3580/MUM/2012

Filing Date
Grant Number

409849

Grant Date
Assignee(s)
Indian Institute of Technology Bombay
**This IP is owned by IIT Bombay**