Clock Alignment and Deserializer Circuit Employing Samplers and Decision Feedback Equalization

Category

ICT

Faculty Associated

Inventor(s)

  • Shalabh Gupta, Pragya Maheshwari